

FIG. 1 PRIOR ART




FIG. 2 PRIOR ART




FIG. 3 PRIOR ART

IDSHOSES DSEFE

187

186

184

182




FIG. 4 PRIOR ART




FIG. 5 PRIOR ART

COCKERS INTERS




FIG. 6

COMPOUNT CHOCKE




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 1






FIG. 18








FIG. 21

22/22

	SYSTEM SHOWN IN FIG. 8	SYSTEM SHOWN IN FIG. 9	SYNTHESIS BY MINIMIZING SCALE BY LOGICAL SYNTHESIS
POWER CONSUMPTION (mW)	120	180	934
CIRCUIT SCALE (M GATE)	0.94	1.6	1.1

FIG. 22

	SYSTEM SHOWN IN FIG. 8	SYSTEM SHOWN IN FIG. 9	SYNTHESIS BY MINIMIZING SCALE BY LOGICAL SYNTHESIS
POWER CONSUMPTION (mW)	20	30	156
CIRCUIT SCALE (M GATE)	1.2	1.6	1.3

FIG. 23

	SYSTEM SHOWN IN FIG. 8	SYSTEM SHOWN IN FIG. 9	SYNTHESIS BY MINIMIZING SCALE BY LOGICAL SYNTHESIS
POWER CONSUMPTION (mW)	120	180	187
CIRCUIT SCALE (M GATE)	1.0	1.4	1.2

FIG. 24